Close

Presenter

Xi Wang
Southeast University
Presentations
Research Manuscript
UVLLM: An Automated Universal RTL Verification Framework using LLMs
4:30pm - 4:45pm PDT Wednesday, June 25 3006, Level 3
Systems
SYS4: Embedded System Design Tools and Methodologies
Research Manuscript
Location is Key: Leveraging LLM for Functional Bug Localization in Verilog Design
5:15pm - 5:30pm PDT Tuesday, June 24 3008, Level 3
Systems
SYS3: Embedded Software
Research Manuscript
ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection
11:00am - 11:15am PDT Wednesday, June 25 3004, Level 3
EDA
EDA5: RTL/Logic Level and High-level Synthesis