Close

Presenter

Xiaodong Wang
Ansys
Presentations
Engineering Poster
Networking
On-Die Power Noise impact on High-Speed Signal Integrity (SI) of Photonics computing chip base on 3D Heterogeneous Integration
12:15pm - 1:15pm PDT Wednesday, June 25 Engineering Posters, Level 2 Exhibit Hall
Engineering Poster
Networking
Sign-off Challenges and Solutions in Power Integrity and Reliability Analysis of 2.5DIC Silicon Interposer
12:15pm - 1:15pm PDT Wednesday, June 25 Engineering Posters, Level 2 Exhibit Hall