Close

Presenter

Huawei Li
Institute of Computing Technology, Chinese Academy of Sciences
Presentations
Networking
Work-in-Progress Poster
Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
6:00pm - 7:00pm PDT Sunday, June 22 Level 3 Lobby
Research Manuscript
EPICS: Efficient Parallel Pattern Fault Simulation for Sequential Circuits via Strongly Connected Components
2:00pm - 2:15pm PDT Tuesday, June 24 3006, Level 3
EDA
EDA9: Design for Test and Silicon Lifecycle Management
Research Manuscript
MOSS: Multi-Modal Representation Learning on Sequential Circuits
11:00am - 11:15am PDT Wednesday, June 25 3000, Level 3
AI
AI2: AI/ML Application and Infrastructure
Research Manuscript
PastATPG: A Hybrid ATPG Framework for Better Test Compaction with Partial Assignment SAT
2:15pm - 2:30pm PDT Tuesday, June 24 3006, Level 3
EDA
EDA9: Design for Test and Silicon Lifecycle Management