Close

Presenter

Chung-Yang (Ric) Huang
National Taiwan University
Presentations
Research Manuscript
Efficient Rectification Signal Validation for Optimal Functional ECO Patch Generation
3:30pm - 3:45pm PDT Wednesday, June 25 3004, Level 3
EDA
EDA2: Design Verification and Validation
Networking
Work-in-Progress Poster
Blaqsmith: Resolving Two-Qubit Gate Count Explosion in T-Count-Optimized Quantum Circuits
6:00pm - 7:00pm PDT Sunday, June 22 Level 3 Lobby
DES5: Emerging Device and Interconnect Technologies
Chair of Sessions
Research Manuscript
Scaling, Learning, and Parallelizing the Future of Verification and Synthesis
3:30pm - 5:30pm PDT Wednesday, June 25 3003, Level 3
EDA
EDA2: Design Verification and Validation