Close

Session

Engineering Presentation
: AI and Chiplet/Multi-die: Verification Scalability and AI driven Automation
Session Chair
Haoxing “Mark” Ren
NVIDIA
DescriptionChiplet based design demands scalability and AI can provide multifold gains in productivity by automating flows and providing new solutions. In this session, presenters will share their insights into flows/methodology for Chiplet based design and how AI can be leveraged to transform the verification landscape.
Event Type
Engineering Presentation
TimeTuesday, June 243:30pm - 5:00pm PDT
Location2010, Level 2
Topics
AI
Front-End Design
Chiplet
Similar Sessions
Verification Innovation: Shaping the Future of Design Validation
A Look into the Future of Verification
Novel Eddies in the Implementation Flow
Presentations
3:30pm - 3:45pm PDTEnhancing verification throughput in random tests regression with a novel machine learning engine
Author
Davide Sanalitro
3:45pm - 4:00pm PDTExpediting UCIe and Boot Verification using Distributed Ndie Simulations and Emulation for Multi-Chiplet AI SoCs
Authors
Harshal Kothari
Jerin Jose
Jasobanta Sahoo
Ayush Agrawal
Madhukar Ramegowda
4:00pm - 4:15pm PDTRevolutionizing Digital ASIC Design through AI
Authors
Paulo Magno
Ricardo Araujo
Miguel Caetano
Mara Carvalho
Luis Cruz
Luis Francisco
4:15pm - 4:30pm PDTA Leap Forward in Formal Verification Using Generative AI
Authors
Shahid Ikram
Sean Safarpour
Alex Chang
4:30pm - 4:45pm PDTAn Automated and Scalable Monitor-and-Checker solution for SMMU verification in Multi-Die SoCs
Authors
Junha Jeon
Namyoung Kim
Hyunman Park
Jaein Hong
Moonki Jun
Sanghune Park
4:45pm - 5:00pm PDTFear Not! With LLMs, Learning PSS Isn't Scary At All
Authors
Tom Fitzpatrick
Mohamed Moselhy
Sarah Hesham
Mohamed Nafea
Waseem Raslan
Dan Yu