Session

DescriptionHardened IP blocks, from the humble inverter to the multimillion transistor SRAM macro, are the basis without which digital design cannot exist. Creating, extracting and characterizing them is therefore a crucial step in their generation flow. This session describes techniques for the design and view generation of hard IP that help achieve the optimal PPA results.