Close

Session

Engineering Presentation
: IP Gold – New Digital Design Nuggets
Session Chair
Bhaskar Vedula
Intel Corporation
DescriptionThis session presents six interesting digital IP components and design techniques. It covers resilience against side channel attacks in encryption IP as well as new blocks addressing the need for communication protocols, low power clocks, decimation cores and vector floating point math units.
Event Type
Engineering Presentation
TimeWednesday, June 2510:30am - 12:00pm PDT
Location2010, Level 2
Topics
IP
Similar Sessions
Watt's Next: Low-Power Design and Verification Trends
Novel Eddies in the Implementation Flow
Circuit Breakers: Secrets Unleashed!
Presentations
10:30am - 10:45am PDTBalancing Performance and Side-Channel Resilience in a Lightweight ECC Cryptosystem
Authors
Harikrishnan Balagopal
Lang Lin
Norman Chang
Mitra Mirhassani
Seyedeh Nejati
10:45am - 11:00am PDTSimulation-based Pre-Silicon Side-Channel Analysis of AES-GCM
Authors
Emrah Karagoz
Karthik Gedela
Ferhat Yaman
Amitabh Das
Sourabh Goyal
11:00am - 11:15am PDTEnergy Efficient I3C IP Subsystem for Low Power IoT
Author
Aradhana Kumari
11:15am - 11:30am PDTHybrid and Adaptive Digital Filter architecture for Robust tracking of On-chip Low Frequency Oscillator Period, enabling Crystal less BLE operation in Low Power Wireless MCUs
Authors
Anurag Choudhury
Robin Hoel
Torjus Kallerud
Ashutosh Mishra
11:30am - 11:45am PDTHigh Figure of Merit Polyphase Decimation Core IP
Authors
Ankur Bal
Anupam Jain
Atul Bhargava
Anil Dwivedi
11:45am - 12:00pm PDTReconfigurable Vector Floating Point Accelerator on FPGAs
Authors
Himanshu Rai
Sasi Snigdha Yadavalli
Aishwarya Sridhar
Nanditha Rao