Session

DescriptionA consistent and streamlined implementation flow is key for combining IP blocks into a working SoC and ensuring correct operation. This session presents new approaches for timing closure, meso-synchronous clock domains, high level synthesis, modeling of clocks and reset, randomizing memory content and managing large sets of simulation jobs.