Close

Session

Engineering Presentation
: Surviving Monte Carlo – Circuit Optimization Ideas
Session Chair
Navid Farazmand
Google
DescriptionAnalog circuits are difficult to optimize and traditionally require a large number of Spice level simulations to determine performance and sensitivities. This session presents new ideas that employ AI or other methods to facilitate this task.
Event Type
Engineering Presentation
TimeMonday, June 2310:30am - 12:00pm PDT
Location2010, Level 2
Topics
AI
IP
Similar Sessions
Verification Innovation: Shaping the Future of Design Validation
AI and Chiplet/Multi-die: Verification Scalability and AI driven Automation
LLM/DL Driven Analog Circuit Design and Analysis
Presentations
10:30am - 10:45am PDTAccelerating SRAM Design Cycles With Additive AI Technology
Authors
Mohamed Atoua
Ajaj Ansari
Sriharsha Enjapuri
10:45am - 11:00am PDTNovel TRNG Verification with a High-Performance Simulation Methodology
Authors
Ting-Yen Chiang
Shravan Ramesh
Lih-Jen Hou
11:00am - 11:15am PDTAccelerating Bandgap Reference High-Sigma Verification with Additive AI Technology
Authors
Barry Thompson
Lawrence Prather
Mohamed Atoua
Hadar Baran
Kevin Krieger
11:15am - 11:30am PDTAI-Driven Multi-Parameters Multi-Objectives Optimization Flow For High-Speed Transmission Line In SerDes Design
Authors
Long Qin
JinRong Yan
Dengjie Wang
Hang Sun
Xuewei Ding
Xiaomei You
Rodger Luo
Jie Cheng
11:30am - 11:45am PDTStatistical analysis using AI-ML enabled SPICE solution to get tail samples for high linearity delta sigma converters
Authors
Vaibhav Garg
Sanyam Jain
Atul Bhargava
Ankur Bal
Anil Dwivedi
Prayes Jain
11:45am - 12:00pm PDTAdvanced Verification Solutions for Communication ICs to Ensure High Quality Amid PVT Variations
Authors
Tomohiro Ishida
Shunichi Kobo
Yuling Lin
Lih-Jen Hou