Close

Session

Engineering Presentation
: Grid Resilience - Powering Solutions Design and Delivery for the Performance Promises
Session Chair
Badhri Uppiliappan
BAE Systems
DescriptionPower keeps the engine humming and delivering promised performance. Learn from others that have modeled power delivery early to signoff and doing it smart - Multi-die to ML driven with an eye for analytical speed is the focus of this session.
Event Type
Engineering Presentation
TimeMonday, June 231:30pm - 3:00pm PDT
Location2012, Level 2
Topics
AI
Back-End Design
Chiplet
Similar Sessions
Watts Up? AI/ML Enabled Advances in Power and Thermal Integrity
Complete Your Power and Thermal Envelopes with Security and Predictability
Watt's Next: Low-Power Design and Verification Trends
Presentations
1:30pm - 1:45pm PDTIR Drop-Aware PDN Design Methodology for HBM Proxy Package Si-Interposer with 3D-IC Platform
Authors
Youngho Seo
Gwonhyuk Kang
Sangwon Lee
Kun Joo
Donghwi Won
Juhwan Lee
Jinwon Kim
Jungyun Choi
Youngsoo Sohn
1:45pm - 2:00pm PDTGuided Vectorless with Multi vector profiling for Memory PDN convergence
Authors
Alina Sebastian
Mohammed Hafiz
2:00pm - 2:15pm PDTMachine Learning based Dynamic IR hotspot estimation for SoC Designs
Authors
Prateek Pendyala
Jingwei Zhang
T Govindaswamy Rahul Sai
2:15pm - 2:30pm PDTComprehensive Power Integrity Analysis of a Super Large Scale 2.5DIC with Multi Silicon Bridges Embedded in Organic Interposer
Authors
Ping Ding
Guohua Zhou
Shineng Ma
Li Zou
ShuQiang Zhang
2:30pm - 2:45pm PDTGenerative-AI Technology for block and SoC IR closure: Root-Cause and Repair strategies
Authors
Jaikishan Gopal
Siki Yang
Shane Gallagher
Sandhya Karanam
Keith Tunstall
Rohit Somwanshi
Jinal Apte
2:45pm - 3:00pm PDTCost and Compute-efficient IR Drop hierarchical signoff for Subsystem Designs
Authors
Varun Sharma
Ayush Sood
Vineela Gedela
Arian Fanaian