BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260402T024532Z
LOCATION:3004\, Level 3
DTSTART;TZID=America/Los_Angeles:20250624T111500
DTEND;TZID=America/Los_Angeles:20250624T113000
UID:dac_DAC 2025_sess144_RESEARCH1956@linklings.com
SUMMARY:BlasPart: A Deterministic Parallel Partitioner for Balanced Large-
 Scale Hypergraph Partitioning
DESCRIPTION:Shengbo Tong, Chunyan Pei, and Wenjian Yu (Tsinghua University
 )\n\nBalanced hypergraph partitioning is a fundamental problem in applicat
 ions like VLSI design, high-performance computing, etc. Nowadays, large-sc
 ale hypergraphs become more common due to the increasing complexity of mod
 ern systems. Thus, fast and high-quality deterministic partitioning algori
 thms are largely in demand. Regarding the quality of partitioning, balance
  is a critical concern when the number of partitions increases. In this pa
 per, we propose BlasPart, a deterministic parallel algorithm for balanced 
 large-scale hypergraph partitioning. BlasPart leverages a recursive multil
 evel bisection framework to achieve high-quality partitions while ensuring
  deterministic outcomes. A level-dependent balance constraint is also prop
 osed to further improve the efficiency and effectiveness of the proposed p
 artitioner. Extensive experiments, with comparisons to the state-of-the-ar
 t partitioners (hMETIS, BiPart, and Mt-KaHyPar-SDet), demonstrate that Bla
 sPart achieves better balance and scalability while maintaining competitiv
 e partitioning quality and efficiency. BlasPart runs 3.33× faster than Mt-
 KaHyPar-SDet on average for a 4096-way partitioning task on six benchmarks
 .\n\nTopics: EDA\n\nTracks: EDA7: Physical Design and Verification\n\nSess
 ion Chairs: Ankur Prasad (Apple Inc.) and Yu-Guang Chen (National Central 
 University)\n\n
END:VEVENT
END:VCALENDAR