BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260402T024533Z
LOCATION:Level 3 Lobby
DTSTART;TZID=America/Los_Angeles:20250622T180000
DTEND;TZID=America/Los_Angeles:20250622T190000
UID:dac_DAC 2025_sess261_RESEARCH1577@linklings.com
SUMMARY:ProCamo: A Fast Post-Manufacturing Programmable Camouflaged Logic 
 Family Resilient to DPA Attack and Reverse Engineering
DESCRIPTION:Seo Hyun Kim (Ajou University), Minhyeok Jeong (Sungkyunkwan U
 niversity), and Jongmin Lee (Ajou University)\n\nAttacks that exploit side
 -channel information inevitably emitted during hardware encryption pose a 
 significant threat to hardware security, as they can extract sensitive use
 r information. Additionally, fabless companies often rely on specific foun
 dries for chip manufacturing, which increases the risk of information leak
 age from untrusted fabs. Circuit design is also vulnerable to replication 
 threats due to sophisticated reverse engineering techniques. To address th
 ese challenges, this paper proposes Fast Post-Manufacturing Programmable C
 amouflaged (FP2C) Logic. Implemented as a flip-flop with embedded FP2C log
 ic, this design exclusively utilizes regular threshold voltage (RVT) trans
 istors, allowing integration into standard cell libraries and enabling aut
 omated digital circuit design through EDA tools. By applying a post-progra
 mming code after manufacturing, FP2C logic safeguards against information 
 leakage from untrusted fabs and strengthens security by imposing an additi
 onal overhead for attackers attempting to obtain the programming code.\nTh
 e proposed FP2C Logic-embedded Flip-Flop (FP2C Logic-eFF) was designed in 
 a 28nm CMOS process, achieving a 67% reduction in cell area compared to Po
 st-Manufacturing Programmable (PMP) -TVD logic cell on the same technology
  node. To demonstrate the feasibility of implementing digital systems with
  FP2C Logic, the Advanced Encryption Standard (AES) was designed as a repr
 esentative cryptographic IP. Tests on the AES-128 module demonstrated that
  a standard cell-based AES design exposes the secret key at 21k power trac
 es, while FP2C logic-eFF-based AES has been proven to extract only one byt
 e of key extraction at 100k traces and achieves an additional 81.3-bit sec
 urity strength.\n\nTracks: DES5: Emerging Device and Interconnect Technolo
 gies\n\n
END:VEVENT
END:VCALENDAR