BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260402T024532Z
LOCATION:Engineering Posters\, Level 2 Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20250624T170000
DTEND;TZID=America/Los_Angeles:20250624T180000
UID:dac_DAC 2025_sess264_ENGPOST051@linklings.com
SUMMARY:Efficient Translation of OpenAccess Design Data to the OASIS® Form
 at
DESCRIPTION:Robert Allen, Mitch DeHond, Ron Rose, Margaret Allen, Matt Guz
 owski, and Nayo Ogilvie (IBM)\n\nA frequent and critical step in layout de
 sign and chip integration verification is the conversion of design data fr
 om Open Access, a format suitable for editors and construction tools, to O
 ASIS®, the format used by design rule checking, logic-to-schematic verific
 ation, and manufacturing mask creation.  We present a method for distribut
 ed generation and rapid merging of OASIS and show how we achieved translat
 ion times of under 10 minutes for full-chip OASIS generation, compared to 
 5 hours using the prior tool.  This reduction in runtime enabled an effect
 ive doubling of final closure design throughput, reducing schedule pressur
 e and increasing design integration productivity.\n\nTopics: Front-End Des
 ign\n\n
END:VEVENT
END:VCALENDAR